Validating memory

Posted by / 29-May-2020 10:57

Validating memory

For example, basic input/output system (BIOS) software may be stored on a non-volatile, read-only memory (ROM) and/or flash memory that are not accessible by direct addressing by a processing entity.

In an embodiment, a system comprising a processing entity, such as a central processing unit (CPU), may include persistent memory.

A method for operating an electronic device comprising a persistent main memory, the method comprising: rebooting a processor that is configured to access the persistent main memory, wherein rebooting is performed in response to an occurrence of a disruptive event experienced by the processor; and subsequently determining validity of a base table maintained in the persistent main memory, wherein if the base table is invalid, the processor is rebooted so that the base table is reloaded from an external drive, and wherein if the base table is valid, an individual page referenced by the validated base page table is validated, and if the individual page is not valid, reload the individual page from the external drive. The method of claim 21, wherein invalidity of the base table or individual page is caused by a process of the processor that is disrupted by the disruptive event. The method of claim 21, further comprising storing the individual page in the persistent main memory. The method of claim 21, wherein the persistent memory comprises phase change memory (PCM). The method of claim 21, wherein the persistent main memory comprises volatile and nonvolatile memory. The method of claim 25, further comprising setting or resetting a flag to indicate that the nonvolatile memory was being written during the disruptive event. The method of claim 21, wherein the disruptive event is a power loss. The method of claim 21, wherein determining validity comprises determining validity with a memory controller. A memory device comprising: circuitry to re-initialize a processor that is configured to access a persistent main memory, wherein the circuitry is configured to re-initialize the processor subsequent to a disruptive event experienced by the processor, the circuitry further configured to: retrieve a base table maintained in the persistent main memory and determine validity of the base table after re-initializing the processor, wherein if the base table is invalid, the circuitry is configured to reboot the processor so that the base table is reloaded from an external drive; and wherein if the base table is valid, an individual page referenced by the validated base page table is validated, and if the individual page is not valid, reload the individual page from the external drive. The memory device of claim 29, wherein the base table and individual page comprise memory contents resulting from processes executed prior to the disruptive event. The memory device of claim 30, wherein the base table and individual page comprise a parity value for the memory contents, the parity value determined prior to the disruptive event. The memory device of claim 31, wherein the circuitry is further adapted to determine a parity value for the memory contents subsequent to the disruptive event, and wherein the base table validity determination is based, at least in part, on a comparison of said the parity value determined prior to the disruptive event with the parity value determined subsequent to the disruptive event. The memory device of claim 29, wherein invalidity of the base table or individual page results from a process of the processor that is disrupted by the disruptive event. The memory device of claim 29, wherein the persistent main memory comprises phase change memory (PCM). The memory device of claim 29, further comprising a memory controller configured to set or reset a flag to indicate that the nonvolatile memory was being written during a disruptive event. A system comprising: a processor to host one or more applications, the processor configured to access a persistent main memory; and a memory device comprising: circuitry having at least a first interface to the persistent main memory and at least a second interface to the processor, wherein the circuitry is configured to: retrieve a base table maintained in the persistent main memory and determine validity of the base table; wherein if the base table is invalid, the circuitry is configured to reboot the processor so that the base table is reloaded from an external drive; and wherein if the base table is valid, an individual page referenced by the validated base page table is validated, and if the individual page is not valid, reload the individual page from the external drive. The system of claim 36, further comprising a hypervisor to provide a virtual environment. The system of claim 36, further comprising a memory controller configured to set or reset a flag to indicate that the persistent main memory was being written during a disruptive event. The system of claim 36, wherein the persistent main memory comprises phase change memory (PCM). The system of claim 36, wherein the persistent main memory comprises volatile and nonvolatile memory. CPUs may be associated with memory devices to carry out particular functions.

Code is here https://github.com/Microsoft/botbuilder-js/blob/YK-4.next/samples/Simple Slot/ Currently, JS (and maybe C#) has a bug that a Text Input, reprompts without checking variable (Vish DCR proposal).

Information Central processing units (CPUs) are employed in many types of electronic devices, such as computers, cell phones, PDA's, data loggers, games, and navigational equipment, for example.

Field Subject matter disclosed herein relates to validating memory content in persistent main memory of a processor.2.

Sign up for a free Git Hub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for Git Hub”, you agree to our terms of service and privacy statement.

validating memory-80validating memory-2validating memory-3

One thought on “validating memory”

  1. The Dating Dad, has been writing a monthly column about the joys and humiliations of being a single father back in the dating scene at Dating